

A Wireless Power Management Unit with a Novel Self-Tuned LDO for System-On-Chip Sensors

Yiyang Chen, Daryl Ma, Pantelis Georgiou

Dept. of Electrical & Electronic Eng., Centre for Bio-Inspired Technology, Imperial College London, UK

Email: {yiyang.chen19, darylma, pantelis}@imperial.ac.uk

Abstract—A wireless power management unit is presented in this work. The system size of 0.4mm^2 with the low power consumption of $87\mu\text{W}$ allow it to be applied in implantable biomedical applications and ex-vivo systems. The proposed system optimises the conventional slew-rate detection low dropout (LDO) circuit by using a self-tuned controlling block that reduces the response time to 100ns. The static power required for this LDO is reduced to $2\mu\text{W}$. The band gap reference (BGR) is designed with a high power supply rejection ratio (PSRR) of 60dB at 100kHz, along with an output reference voltage deviation of 1mV, to deal with the power supply ripple caused by the load shift keying (LSK). The RF power is transmitted at 433MHz and the internal power management circuit is able to provide a 1.4V stable DC supply for a front end on-chip sensor.

Index Terms—Wireless Power Transfer, LSK, LDO, BGR, low power

I. INTRODUCTION

Wireless power transfer (WPT) technology has advanced rapidly over recent years with a growing number of applications [1]. Besides traditional usage in phones, laptops and vehicles, biomedical devices are well-placed to utilise this technology for building wireless connections between the human body and external circuits [2]. Furthermore, power transfer from circuits external to the body to in-vivo systems for implanted devices removes the need for a rechargeable battery [3]. As a result, invasive wires are unnecessary and the lifetime of the application would not be limited by the small batteries.

A power management unit (PMU) is necessary for the implementation of an efficient WPT system. Many research groups have worked towards improving the PMUs. Peng et al. proposed a rechargeable battery-operated biomedical application powered by a rechargeable battery and external wireless power [4]. Shun et al. introduced an active capsule endoscope with high power consumption motors [5]. However, these units have very large off-chip capacitors and resistors which require extra post-processing work compared to a system-on-chip circuit. Mohammad et al. employed two separate power transmitters to stabilise the PTE of the PMU [6]. Cheng et al. invented a new active rectifier, capable of providing different voltages, to maximise the PTE by reducing the number of system stages [2].

These prior works are implemented with comparably complex systems and larger areas, which are unsuitable for miniaturised system-on-chip designs. This paper presents a simple low-power wireless power management system. The data

detected by the sensor is transferred wirelessly through a LSK circuit. This LSK circuit also causes a voltage ripple at the secondary side coil, which modulates the supply voltage for the front end sensor. The proposed system utilises a novel self-tuned LDO to mitigate the voltage fluctuation from previous stages.

The rest of this paper is organized as follows: the section II introduces the operational principle of the system and demonstrates the novelty of this architecture. Section III details the circuit implementation. Section IV illustrates the simulation results. Section V concludes this work.

II. SYSTEM ARCHITECTURE




Fig. 1. The system consists of three blocks: Inductive coil, data and power management, and front end sensor. The secondary coil L_2 receives wireless power from the external circuit and feeds this AC power to a rectifier. A high PSRR BGR after the rectifier is responsible for providing a stable voltage for the self-tuned LDO circuit, which is capable of down-converting the 2V supply to a regulated 1.4V voltage supply for front end sensor.

The system architecture is shown in Fig 1. The inductive coils are designed and manufactured at a working frequency of 433MHz with a maximum PTE of 19.2% [7]. The secondary coil L_2 receives wireless power from the external circuit and feeds this AC power to a bulk-regulated rectifier, whereby it gets converted to a DC supply with the help of a smoothing capacitor. A high PSRR BGR after the rectifier provides a stable 1.16 reference voltage for the self-tuned LDO circuit. The LDO finally down-converts the 2V DC supply to a regulated 1.4V voltage supply for front end sensor.

A voltage fluctuation is generated at the secondary coil due to the LSK circuit. The modulation of the resonant frequency of the inductive coils deteriorates the stability of the BGR

and LDO. To circumvent this, a large valued 300pF capacitor at the rectifier output is utilised at the cost of a large area. Additionally, a high PSRR BGR is necessary to provide a stable reference voltage. A novel self-tuned LDO is also proposed in this work to stabilize the 1.4V output voltage supply and reduce the power consumption.

III. CIRCUIT IMPLEMENTATION

The prototype is developed using TSMC180nm technology, and each circuit block is detailed below.

A. Bulk Regulated Rectifier




Fig. 2. Fully cross-coupled rectifier.

A rectifier converts the received AC voltage to a DC voltage, and provides a power supply for the rest of the circuit. The conventional rectifiers are usually implemented by diodes, which are not suited in standard CMOS techniques [2]. In this work, the rectifier is implemented by using a fully cross-coupled structure as shown in Fig. 2 [8]. The principle behind this is that in each half cycle of the period, either MN1 and MP2 or MP1 and MN2 are turned on, forcing the output node V_{out+} to always be higher than V_{out-} . This circuit has an advantage of a low voltage drop caused by two V_{ds} in each CMOS branch (expressed in equation 1), rather than threshold voltages of diodes in conventional rectifiers. Hence, a high voltage conversion ratio is achieved.

$$V_{loss} = V_n + V_p = \sqrt{\frac{2I_d L_n}{\mu C_{ox} W_n}} + \sqrt{\frac{2I_d L_p}{\mu C_{ox} W_p}} \approx 0.4V \quad (1)$$

However, this rectifier shows a low power conversion efficiency of 60% at working frequency of 433MHz [7] due to flow back current.




Fig. 3. Bulk regulated circuit. It should be connected to all the transistors in the rectifier.

For mitigating the body effect, the bulk terminal of each transistor should always be connected to its source terminal. Thus, a bulk regulated circuit is applied to each transistor at a cost of the increased area. This circuit works such that among the two bulk regulated transistors, only one transistor connected to the lower voltage potential is turns on, ensuring the main transistor's bulk is connected to its lower potential side. This is shown in Fig. 3.

B. High PSRR Band Gap Reference

A conventional BGR is formed by using a PTAT current generated by base-emitter junctions of a BJT, and a CTAT voltage drop across diodes [9]. However, this conventional BGR has a low PSRR, which means the stability of the output reference will be badly deteriorated by the power supply ripples caused by the LSK. The PSRR of a conventional BGR can be expressed in equation 2 [7],

$$PSRR = \frac{v_{ref}}{v_{dd}} \propto \frac{1 - PSRR_{opamp}}{A} \quad (2)$$

where $PSRR_{Opamp}$ is the PSRR of the opamp and A is the gain. It indicates that if the opamp follows the ripple of power supply, the PSRR of the BGR will theoretically be infinite [10]. Thus, a high PSRR BGR can be designed. Based on this idea, a schematic is shown in Fig. 4.




Fig. 4. The High-PSRR BGR schematic consisting of four parts - the core, opamp, ripple tracking and start up circuits.

This circuit is composed of four parts. The bandgap core provides a temperature independent voltage by combining a PTAT and a CTAT voltage:

$$V_{out} = V_{be1} + \frac{R_2}{R_1} V_T \ln(8) \approx 1.2V \quad (3)$$

The opamp forces its two input nodes V_{in+} and V_{in-} to the same potential, ensuring the current flowing through R_1 and R_3 is fixed through the current mirrors M_1 and M_3 .

A ripple tracking block is added after the opamp. This consists of a diode-connected PMOS M_3 in series with a common-source NMOS that feeds the supply ripple from its source terminal directly to its drain and gate terminals. Thus, the output of this opamp tracks the supply ripple, fixing the source-gate voltage of M_1 and M_2 . The channel length modulation is neglected by using long channel length PMOS M_1 and M_2 , ensuring the drain current will not be affected by




Fig. 8. System Layout diagram. The individual core electronic blocks are detailed, along with their dimensions.

TABLE I
SYSTEM CHARACTERISTICS SUMMARY

Parameter	Performance
System:	
Technology	TSMC 0.18µm
Supply voltage(external circuit)	2.4V
Data transmission technique	LSK
Coil dimension	3mm × 3mm
WPDT system dimension	936µm × 426µm
Power dissipation (WPDT)	87µW
Rectifier:	
Area	200µm × 100µm
Power efficiency	60%
Voltage conversion efficiency	90.9%
BGR:	
Area	230µm × 230µm
Supply Voltage	> 1.9V
PSRR	-90dB@ < 30KHz -60dB@100KHz
Power consumption	61µW
Output Voltage	1.16V
LDO:	
Area	100µm × 50µm
Response time	100ns
Power consumption	2µW

For a simulated 300kHz data transmission, the voltage shift detected at the primary side is around 1V - which is large enough to be recovered. The supply ripple from the rectifier is around 50mV, while the voltage fluctuation at the BGR is only 1mV.

The maximum efficiency of the rectifier can be achieved at 60% when the W/L of the transistors are set to be 18µ/1µ and the RF input power is 14dBm [7]. The designed BGR consumes a static power of 61µW and generates an output reference voltage of 1.16V with a deviation of 1mV at 300kHz. The PSRR of this BGR as a function of frequency is shown in Fig. 9. The PSRR achieves more than -85dB below 10kHz while reducing to -60dB at 100kHz.

The designed LDO consumes only 2µW static power and has a response time less than 100ns, providing a stable 1.4V for the front end sensor. In order to allow the maximum




Fig. 9. Simulated PSRR of the BGR in this work. It achieves a PSRR of -59dB at 100kHz with a power consumption of 61 µW.

slew rate, the size of pass transistor in the LDO is set to be 4000µ/180n.

Table II compares this work to the state-of-the-art. This work consumes the least power.

TABLE II
COMPARISON WITH STATE-OF-THE-ART

Parameter	This work	[6]	[2]	[14]
Year	2020	2019	2018	2018
Application	LSK	LSK	LSK	LSK
Tech	nm	180	180	350
RF frequency	Hz	433M	1.93M	13.56M
Supply-V	V	1.4V	3.5-4	2-3
Core-A	mm ²	9	28	25
Power Dissipation W	87µW	44m	3.12m	92µ

V. CONCLUSION

This work demonstrates a low power wireless power management for system-on-chip sensors. Its small size and low power consumption allows it to be applied to various potential applications for remote powering. With a LSK circuit, the data generated by the sensor can be easily recovered at the primary side coil. A novel self-tuned LDO circuit is proposed to enhance the slew rate. The overall PMU budget is estimated to be 87µW and can be further improved by reducing the power of BGR if the PSRR constraints of BGR is not very demanding. The RF power is transmitted at 433MHz for a maximum transmission efficiency and the potential back-telemetry data rate can achieve up to 1MHz.

REFERENCES

- [1] Lupan. Oleg et al., "Development and Application of Wireless Power Transmission Systems for Wireless ECG Sensors", Journal of Sensors, 1687-725X, 2018.

- [2] C. Cheng et al., "A Fully Integrated 16-Channel Closed-Loop Neural-Prosthetic CMOS SoC With Wireless Power and Bidirectional Data Telemetry for Real-Time Efficient Human Epileptic Seizure Control," *IEEE Journal of Solid-State Circuits*, vol. 53, no. 11, pp. 3314-3326, 2018..
- [3] K. N. Mude and K. Aditya, "Comprehensive review and analysis of two-element resonant compensation topologies for wireless inductive power transfer systems," in *Chinese Journal of Electrical Engineering*, vol. 5, no. 2, pp. 14-31, June 2019, doi: 10.23919/CJEE.2019.000008.
- [4] P. Wang, B. Liang, X. Ye, W. H. Ko and P. Cong, "A Simple Novel Wireless Integrated Power Management Unit (PMU) for Rechargeable Battery-Operated Implantable Biomedical Telemetry Systems," 2010 4th International Conference on Bioinformatics and Biomedical Engineering, Chengdu, 2010, pp. 1-4, doi: 10.1109/ICBBE.2010.5517158.
- [5] S. Yao, X. Gu, L. Wang and J. Zhang, "Design of wireless power management SOC for active capsule endoscope," 2010 3rd International Conference on Biomedical Engineering and Informatics, Yantai, 2010, pp. 1746-1749, doi: 10.1109/BMEI.2010.5640039.
- [6] M. Najjarzadegan, E. H. Hafshejani, and S. Mirabbasi, "An Open-Loop Double-Carrier Simultaneous Wireless Power and Data Transfer System," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 66, no. 5, pp. 823-827, 2019.
- [7] P. Feng, "Completely Wireless Infrastructure for Distributed mm-sized Neural Implants," Ph.D., electrical and electronic engineering, Imperial college London, 2020..
- [8] C. Peters, O. Kessling, F. Henrici, M. Ortmanns, and Y. Manoli, "CMOS Integrated Highly Efficient Full Wave Rectifier" in 2007 IEEE International Symposium on Circuits and Systems, 2007, pp. 2415-2418..
- [9] R. Baker, *CMOS Circuit Design, Layout, and Simulation*. 1997.
- [10] L. Wenguan, Y. Ruohe, and G. Lifang, "A low power CMOS bandgap voltage reference with enhanced power supply rejection," in 2009 IEEE 8th International Conference on ASIC, 2009, pp. 300-304.
- [11] M. Ho and K. N. Leung, "Dynamic Bias-Current Boosting Technique for Ultralow-Power Low-Dropout Regulator in Biomedical Applications," in *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 58, no. 3, pp. 174-178, March 2011, doi: 10.1109/TCSII.2011.2110330.
- [12] L. Hoi, P. K. T. Mok, and L. Ka Nang, "Design of low-power analog drivers based on slew-rate enhancement circuits for CMOS low-dropout regulators," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 52, no. 9, pp. 563-567, 2005.
- [13] T. Y. Man, P. K. T. Mok, and M. Chan, "A High Slew-Rate Push-Pull Output Amplifier for Low-Quiescent Current Low-Dropout Regulators With Transient-Response Improvement," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 54, no. 9, pp. 755-759, 2007.
- [14] L. B. Leene, M. Maslik, P. Feng, K. M. Szostak, F. Mazza and T. G. Constantinou, "Autonomous SoC for Neural Local Field Potential Recording in mm-Scale Wireless Implants," 2018 IEEE International Symposium on Circuits and Systems (ISCAS), Florence, 2018, pp. 1-5, doi: 10.1109/ISCAS.2018.8351147.